NerfStatTrak/reference/UDN2981A - 8-Channel Source Driver.txt
Mark van Renswoude 4c16260e55 Fixed data corruption issue due to incorrect PROGMEM usage
Added switchable shift register order
Added potentiometer-controlled delay for demonstration purposes
2016-11-27 23:14:17 +01:00

33 lines
665 B
Plaintext

O1 O2 O3 O4 O5 O6 O7 O8 GND
__|____|____|____|____|____|____|____|____|__
| |
| |
|\ |
|/ |
| |
|__ ____ ____ ____ ____ ____ ____ ____ ____ __|
| | | | | | | | |
I1 I2 I3 I4 I5 I6 I7 I8 VCC
Pin Assignment
1 I1
2 I2
3 I3
4 I4
5 I5
6 I6
7 I7
8 I8
9 VCC
10 GND Ground
11 O8
12 O7
13 O6
14 O5
15 O4
16 O3
17 O2
18 O1